Hybrid Cache Coherence Protocol for Multi-Core Processor Architecture
نویسندگان
چکیده
منابع مشابه
An Efficient Hybrid Cache Coherence Protocol for Shared Memory Multiprocessors
{ This paper presents a new tree-based cache coherence protocol which is a hybrid of the limited directory and the linked list schemes. By utilizing a limited number of pointers in the directory, the proposed protocol connects the nodes caching a shared block in a tree fashion. In addition to the low communication overhead, the proposed scheme also contains the advantages of the existing bit-ma...
متن کاملA SPEED Cache Coherence Protocol for an Optical Multi-Access Interconnect Architecture
This paper presents a low overhead, high performance cache coherence protocol designed to exploit high bandwidth point-to-point and broadcast features of optics. SPEED integrates the virtues of snoopy-based schemes and directory-based schemes into one eecient protocol. Directory-assist is used exclusively for read traac to eliminate unnecessary broadcasts while snoopy-assist is used exclusively...
متن کاملMulti-Cache Coherence Protocol for Distributed Internet Services
Multi-tier architectures provide a means for building scalable distributed services. Caching is a classical technique for enhancing the performance of systems (e.g. database servers, or web servers). Although caching solutions have been successfully studied for individual tiers of multi-tier systems, if collectively applied, these solutions may violate the coherence of cached data. This paper p...
متن کاملPerformance Effects of a Cache Miss Handling Architecture in a Multi-core Processor
Multi-core processors, also called Chip multiprocessors (CMPs), have recently been proposed to counter several of the problems associated with modern superscalar microprocessors: limited instruction level parallelism (ILP), high power consumption and large design complexity. However, the performance gap between a processor core and main memory is large and growing. Consequently, multi-core arch...
متن کاملFusion Coherence: Scalable Cache Coherence for Heterogeneous Kilo-Core System
Future heterogeneous systems will integrate CPUs and GPUs on a single chip to achieve high computing performance as well as high throughput. In general, it would discard the current discrete pattern and will build a uniformed shared memory system avoiding explicit data movement among CPUs and GPUs connected by high throughput NoC. We propose a scalable cache coherence solution Fusion Coherence ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2013
ISSN: 0975-8887
DOI: 10.5120/12031-8060